





Dr. Ahmed Khattab		6
Logistics		
<ul> <li>Instructor of Interconnect</li> <li>Dr. Ahmed Khattab</li> <li>Office Hours: Monday 12:0</li> <li>email: <u>akhattab@eng.cu.ect</u></li> <li><u>http://eece.cu.edu.eg/~akhttab</u></li> </ul>	0 to 5:00 (or by appointment) du.eg	
<ul> <li>TAs:</li> <li>Hassan Fakhry (<u>h.elmenie</u>)</li> </ul>	r@eng.cu.edu.eg)	
<ul> <li>Grading:</li> <li>Quiz/Project/Classwork</li> <li>Midterm</li> <li>Final exam</li> </ul>	20% 20% 70%	

























# Synchronization


- Synchronization methods are needed for assurance that data presented in each of the aforementioned phases are valid (not corrupt or changing) when being read. We can distinguish three types of synchronization protocols across the bus:
  - Synchronous protocols
  - Semi-synchronous protocols
  - Asynchronous protocols












## Serial vs Parallel Communications: Data Transmission Speeds

- Speed of the parallel data transfer is extremely high compared to serial data transfer.
  - An 8-bit parallel data transfer is 8-times faster than serial data transfer.
- However, clock skew reduces the speed of every link to the slowest of all of the links.
  - The propagation conditions for each may be slightly different (the distributed reactance can differ from one to another) thus resulting in different travel time across whole line.
  - It is difficult to balance many lines, so that they have equal propagation times. This effect is called the <u>skew</u>.







## Serial vs Parallel Communications: High Frequency Performance


- In the competitive consumer electronics technology, the speeds of data transfer are increasing day by day
- Unfortunately parallel buses are hard to run at high frequencies for a number of reasons the greatest of which are:
  - It is hard to route many signals across a board without introducing timing variation (clock skew) between them – the more variation the lower maximum frequency is.


$$f_{CLK} = \frac{1}{T_{DMAX} + T_{SKEW}}$$


• Many wires switching simultaneously at high frequency produce more EMI and interfere and limits the maximum frequency.































#### Dr. Ahmed Khattab


### APB


- APB stands for ARM Peripheral Bus. It is a slow, parallel bus with no pipeline, burst or split transaction with single master. The peripherals connected to it won't utilize high speed provided by AHB, so it can be i.e. 12x slower than APB.
   Otherwise it would be a pure waste of power and chip space.
- Typical buses used in 8-bit  $\mu$ C's are very similar to APB this is due to the fact, that they are mostly legacy devices fabricated in older technologies, and where simplicity values higher.
- The width of APB data mismatches data width of AHB. The bridge responsibility is to split and merge bytes/words.






















































































































Dr. Ahmed Khattab	76
<b>Data Formats Co</b> Master reading from a Sla Master is Receiver of data an	
S // SLAVE ADDRESS // RW 1 (read)	A DATA A DATA A P data transferred (n bytes + acknowledge)
from master to slave	A = acknowledge (SDA LOW) _
from slave to master	Ā = not acknowledge (SDA HIGH) S = START condition P = STOP condition





# Available I<sup>2</sup>C Devices


- General Purpose Input/Output (GPIO) Expanders and LED Display Control: Servers, keyboard interface, expanders, mouse track balls, remote transducers, LED drive, interrupt output, drive relays, switch input
- **Multiplexer & Switch:** Telecom, automotive instrument driver clusters, metering systems, POS terminals, portable items, consumer electronics
- Serial RAM/ EEPROM: Scratch pad/ parameter storage
- **Temperature & Voltage Monitor:** Telecom, metering systems, portable items, PC, servers
- Voltage Level Translator: Telecom, servers, PC, portable items, consumer electronics




#### Dr. Ahmed Khattab

# **Applications**

 There are some specific applications for certain types of I<sup>2</sup>C devices such as TV or radio tuners, but in most cases a general purpose I<sup>2</sup>C device can be used in many different applications because of its simple construction.





Dr. Ahmed Khattab	84
Expansion Buses	
<ul> <li>These are "slots" on the motherboard</li> <li>Examples</li> </ul>	
<ul> <li>ISA – <u>Industry Standard Architecture</u></li> <li>PCI – <u>Personal Component Interconnect</u></li> <li>EISA – Extended ISA</li> </ul>	
<ul> <li>SIMM – Single Inline Memory Module</li> <li>DIMM – Dual Inline Memory Module</li> </ul>	
<ul> <li>MCA – <u>Micro-Channel Architecture</u></li> <li>AGP – <u>Accelerated Graphics Port</u></li> </ul>	
<ul> <li>VESA – <u>V</u>ideo <u>E</u>lectronics <u>S</u>tandards <u>A</u>ssociati</li> <li>PCMCIA – <u>P</u>ersonal <u>C</u>omputer <u>M</u>emory <u>C</u>ard <u>I</u>nternational <u>A</u>ssociation (not just memory!)</li> </ul>	ion

