


Computer Arithmetic: Recent adders

Hossam A. H. Fahmy

© Hossam A. H. Fahmy


Once again the one-path



Time delays in the blocks of an adder (one-path algorithm)

1/17


The improved two-path



Time delays in the blocks of an adder (two-path algorithm)

2/17


Now comes redundancy



Time delays with redundancy

3/17


Now comes redundancy



Time delays with redundancy

4/17


Now comes redundancy



Time delays with redundancy

5/17

The representation



The proposed SD format for floating point numbers

The gain

- Normalized numbers in the IEEE format are (almost) a subset of the presented format.
- The conversion back to the IEEE format takes place only when a register is to be stored in the main memory and the conversion delay is overlapped with the store operation.

Therefore, contrary to previous designs using SD numbers, the proposed system effectively hides the conversion delay.

6/17

7/17

- The addition is the most frequent operation.
- Two subsequent *dependent* additions will take a long time on a pipelined machine.
- Nielsen *et al.* forward a redundant result to the following addition after just two clock cycles.
- In the third clock cycle, the rounding decision is calculated and is forwarded to the dependent addition.
- The fourth clock cycle produces the full non-redundant result.

12/17

A detailed design

Smith *et al.* in 1999 provided a good amount of details for their various designs.

Their paper is instructive to teach you about the trade-off in considering the amounts of shifts needed and the decision on which is the largest significand.

This is one of a few papers that speak about the exponents, the exceptional inputs, and shows a real layout for a fabricated chip.

14/17

- The adder accepts one of the operands in a redundant form and in two “packets”.
- It is possible to start a new dependent addition every two clock cycles.
- The result is available, correctly rounded, in the IEEE format in four clock cycles.

13/17

A comparative analysis

Seidel and Even in 2001 presented a nice comparative analysis of a large number of adders from the literature.

Although it is not exhaustive (and has minor mistakes such as in reference to work of Smith mentioned earlier) it is a very good source to understand the various trade-offs.

15/17

- The subnormal numbers are not easy to handle. For those interested, see the corresponding paper.
- Some machines must support multiple formats. The IBM mainframes still provide the old hexadecimal side by side with the binary.
- The need to decimal FP is growing and that too should be supported.

- Addition is very important and hence it received the attention of too many people over time.
- There is still a possibility to improve, especially when it comes to energy consumption.
- Another direction for future research is the support of multiple formats: binary, hexadecimal, and decimal.