## Computer Arithmetic:

( Re )Learning the multiplication

Hossam A. H. Fahmy

## Is FMA faster?

Since the multiplication involves repeated additions, can $a b+c$ be performed in one step? Why?

- In the calculation of scalar products, matrix multiplications, or polynomial evaluation we often iterate on a an instruction such as $\left(\right.$ sum $\left.=\operatorname{sum}+a_{i} b_{i}\right)$.
- Making this instruction a single operation that is both faster and more accurate is beneficial.
- If there is no hardware support for the division and square root, then the presence of a FMA instruction speeds the software implementations of those two operations.
- We can also get the "lower" part of a multiplication using the FMA: $H=a b+0.0, L=a b-H$.
$1 / 14$
Is FMA good for everything?

The FMA raises some issues.

- Does the instruction format support having three inputs and a separate destination? If not, then an instruction such as $c=$ $c+a b$ might be appropriate for most applications.
- The architecture must supply the FMA unit with three inputs $\Rightarrow$ increased wiring.
- Do the increased wiring and control lines to reconfigure the unit slow down the normal addition $(a \times 1+c)$ or multiplication $(a \times b+0)$ ?

Doing two separate operations yields two roundings, for example:

1. $R N E(a \times b)$ followed by
2. $R N E(R N E(a \times b)+c)$.

On the other hand, a single FMA yields $R N E(a \times b+c)$. The two results are not always equal.

The result of FMA is mathematically better. However, the IEEE standard of 1985 requires the separate roundings. The current revision of the standard includes the FMA as a single operation.

Back to the CPA of normal multipliers

## Looking back at


we see that the arrival times of the bits to the final CPA are not equal.

- In the normal binary FP adder, we shift the smaller number to the right. why?
- In the FMA, the result of the multiplication might be the smaller. We do not want to wait till that result is ready to shift it.
$\Rightarrow$ Allow a much wider datapath where the addend operand $c$ may be shifted to the left with respect to the product if $c$ is larger.

In effect, we get a datapath that is $3 n$ bits wide for $n$ bits operands.

On top of that, subnormal numbers represent special cases. (See the paper describing the zSeries floating point unit.)

5/14

## The final CPA

Rather than a straight adder of size $2 n$, there is an opportunity to reach a more area-time effective implementation:

- If the lower part is needed (as in a FMA) use a ripple carry adder.
- If the lower part is not needed just generate the bits needed for correct rounding.
- Use a carry select for the most significant bits.
- In a direct non-Booth multiplier, $P P_{j}=X y_{j}=\sum_{i=0}^{i=n-1} x_{i} y_{j} 2^{i}$. An array of $A N D$ gates is enough.
- In a Booth 2 multiplier, less PPs exist but we spend some time, area, and power:

1. to recode the bit string into the redundant form, and
2. to select the correct multiple of the multiplicand using a multiplexer whose inputs are $0, X, 2 X$, and their negatives.

- In a Booth 3 multiplier, we get a smaller number of PPs with a slightly more complicated recoding and selection. However, we have hard multiples.

Partial redundancy is better

While the Booth recoder and the selection is going, a reduction of the $3 X$ takes place. (Bewick 1994)


We get a full bit vector and a sparse bit vector for each hard multiple. How is the sparse vector better?

It is possible to eliminate the hard multiple by using redundancy: instead of calculating $3 X$ introduce $2 X$ and $X$ into the PP array.

- The hardware does not know a priori which PP will be $3 X$ Hence, for each PP the multiplier must have two bit vectors.
- The number of rows becomes $\approx \frac{n}{3} \times 2$ which is worse than the Booth 2.
- The sparse PPs should not align otherwise the array height will increase.
$\Rightarrow$ For a redundant Booth 3, do not use a digit size that is a multiple of 3 .
$\Rightarrow$ The alignment will occur at the least common multiple of the digit size and the order of the Booth algorithm used.
- The longer the digit, the longer it will take to generate it. That time must balance the time of the recoding and selection otherwise, it will slow the multiplier.
- If we complement the full and sparse vectors we get instead of the sparse vector a vector full of ones with a few zeros.
- A simple solution is to bias all the multiples to make them positive, i.e. use $k-3 X, k-2 X, k-X, k, k+X, k+2 X$, and $k+3 X$ where $k$ is the bias.
- Then compensate for all the biases by a single constant equal to $-k$ multiplied by the number of the PPs and add that compensation constant as one additional row in the array.
- The calculation of this compensation occurs at design time not at run time.

12/14

- Arrays use less wires than trees.
- If the technology and logic family restrict the number of wires per bit pitch then a higher order array is probably the best choice, otherwise a tree is faster.
- With technologies below 100 nm , the wires dominate the delay not the gates.
- According to Al-Twaijry (1997):
- Redundant Booth has longer wires and is affected by that.
- At 100 nm , wires represent $70 \%$ of the multiplier delay
- With a higher Booth, the problems of wires are less.
- A procedure may be developed to connect the outputs of the previous compressors to the inputs of the following ones to balance the delays.


## Conclusions

- Go ahead and optimize the FMA!
- Booth 2 is fast while Booth 3 uses less area.
- Redundant Booth is a good idea but it does not achieve a very large advantage to the point of adapting it in the industry. (Real companies run on profits!)
- Procedures to balance the delays (in general, not necessarily for multipliers) are incorporated in more CAD tools now.

