## 1 Addition in different encodings

The result should be in the same format as the inputs. With $A=01010101_{2}$ and $B=10100110_{2}$, the answers for the additions are:

|  | A | $B$ | $A+B$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $01010101_{2}$ |  |
| $2^{\prime}$ s complement | 8510 | $-90_{10}$ | $10100110_{2}$ |  |
|  |  |  | $11111011_{2}$ | $=-510$ |
|  |  |  | $01010101_{2}$ |  |
| 1's complement | $85_{10}$ | $-89_{10}$ | $10100110_{2}$ |  |
|  |  |  | $11111011_{2}$ | $=-410$ |
|  |  |  | $01010101_{2}$ |  |
| sign magnitude | $85_{10}$ | $-38_{10}$ | $11011010_{2}$ | (2's complement of magnitude) |
|  |  |  | $00101111_{2}$ | $=47_{10}$ |

While for the subtraction the answers are:

$$
\begin{array}{cllll} 
& A & -B & \begin{array}{l}
A-B \\
01010101_{2}
\end{array} \\
\text { 2's complement } & 85_{10} & 90_{10}=01011010_{2} & \frac{01011010_{2}}{10101111_{2}} & \begin{array}{l}
=-81_{10}=\left(175_{10}\right) \mathbf{m o d}_{\mathbf{2 5 6}} \\
\text { (an overflow occured) }
\end{array} \\
& & & \begin{array}{l}
01010101_{2}
\end{array} \\
\text { 1's complement } 85_{10} & 89_{10}=01011001_{2} & \frac{01011001_{2}}{1010110_{2}}=-81_{10}=\left(174_{10}\right) \text { mod }_{\mathbf{2 5 5}} \\
& & & \begin{array}{l}
\text { (an overflow occured) }
\end{array} \\
\text { sign magnitude } & 85_{10} & 38_{10}=00100110_{2} & \frac{01010101_{2}}{00100110_{2}} \\
\hline 01111011_{2} & =123_{10}
\end{array}
$$

## 2 A non-contiguous digit set

The system in this problem has $\beta=10$ and the number of digits in the set is also 10 . The redundancy index $\rho$ is thus equal to zero and the system is not redundant.

The important idea here is to find out the weights of the radix that allow you to represent all the numbers from 0 to 99 . Obviously, there is no need to go beyond $\beta^{2}=100$. However, we are faced with the simple question of how to represent a number such as 2 or 3 ?

The solution is to use three digits so that a number represented by $d_{1} d_{0} d_{-1}$ has the value $d_{1} \times \beta^{1}+$ $d_{0} \times \beta^{0}+d_{-1} \times \beta^{-1}$. An implicit fraction point exists between $d_{0}$ and $d_{1}$. With that choice, the number 2 is represented as $(0)(0) \cdot(20)=20 \times 10^{-1}$ while 3 is represented as $(0)(1) \cdot(20)=1 \times 10^{0}+20 \times 10^{-1}$.

The requested numbers are represented as:

| $0=(0)(0) \cdot(0)$ | $10=(1)(0) \cdot(0)$ | $20=(0)(20) \cdot(0)$ | $30=(1)(20) \cdot(0)$ | $40=(0)(40) \cdot(0)$ |
| :--- | :--- | :--- | :--- | :--- |
| $1=(0)(1) \cdot(0)$ | $11=(1)(1) \cdot(0)$ | $21=(0)(21) \cdot(0)$ | $31=(1)(21) \cdot(0)$ | $41=(0)(41) \cdot(0)$ |
| $2=(0)(0) \cdot(20)$ | $12=(1)(0) \cdot(20)$ | $22=(0)(20) \cdot(20)$ | $32=(1)(20) \cdot(20)$ | $42=(0)(40) \cdot(20)$ |
| $3=(0)(1) \cdot(20)$ | $13=(1)(1) \cdot(20)$ | $23=(0)(21) \cdot(20)$ | $33=(1)(21) \cdot(20)$ | $43=(0)(4) \cdot(20)$ |
| $4=(0)(0) \cdot(40)$ | $14=(1)(0) \cdot(40)$ | $24=(0)(20) \cdot(40)$ | $34=(1)(20) \cdot(40)$ | $44=(0)(4) \cdot(40)$ |
| $5=(0)(1) \cdot(40)$ | $15=(1)(1) \cdot(40)$ | $25=(0)(21) \cdot(40)$ | $35=(1)(21) \cdot(40)$ | $45=(0)(41) \cdot(40)$ |
| $6=(0)(0) \cdot(60)$ | $16=(1)(0) \cdot(60)$ | $26=(0)(20) \cdot(60)$ | $36=(1)(20) \cdot(60)$ | $46=(0)(40) \cdot(60)$ |
| $7=(0)(1) \cdot(60)$ | $17=(1)(1) \cdot(60)$ | $27=(0)(21) \cdot(60)$ | $37=(1)(21) \cdot(60)$ | $47=(0)(41) \cdot(60)$ |
| $8=(0)(0) \cdot(80)$ | $18=(1)(0) \cdot(80)$ | $28=(0)(20) \cdot(80)$ | $38=(1)(20) \cdot(80)$ | $48=(0)(40) \cdot(80)$ |
| $9=(0)(1) \cdot(80)$ | $19=(1)(1) \cdot(80)$ | $29=(0)(21) \cdot(80)$ | $39=(1)(21) \cdot(80)$ | $49=(0)(41) \cdot(80)$ |
|  |  |  |  |  |
| $50=(1)(40) \cdot(0)$ | $60=(0)(60) \cdot(0)$ | $70=(1)(60) \cdot(0)$ | $80=(0)(80) \cdot(0)$ | $90=(1)(80) \cdot(0)$ |
| $51=(1)(41) \cdot(0)$ | $61=(0)(61) \cdot(0)$ | $71=(1)(61) \cdot(0)$ | $81=(0)(81) \cdot(0)$ | $91=(1)(81) \cdot(0)$ |
| $52=(1)(40) \cdot(20)$ | $62=(0)(60) \cdot(20)$ | $72=(1)(60) \cdot(20)$ | $82=(0)(80) \cdot(20)$ | $92=(1)(80) \cdot(20)$ |
| $53=(1)(41) \cdot(20)$ | $63=(0)(61) \cdot(20)$ | $73=(1)(61) \cdot(20)$ | $83=(0)(81) \cdot(20)$ | $93=(1)(81) \cdot(20)$ |
| $54=(1)(40) \cdot(40)$ | $64=(0)(60) \cdot(40)$ | $74=(1)(60) \cdot(40)$ | $84=(0)(80) \cdot(40)$ | $94=(1)(80) \cdot(40)$ |
| $55=(1)(41) \cdot(40)$ | $65=(0)(61) \cdot(40)$ | $75=(1)(61) \cdot(40)$ | $85=(0)(81) \cdot(40)$ | $95=(1) \cdot(81) \cdot(40)$ |
| $56=(1)(40) \cdot(60)$ | $66=(0)(60) \cdot(60)$ | $76=(1)(60) \cdot(60)$ | $86=(0)(80) \cdot(60)$ | $96=(1)(80) \cdot(60)$ |
| $57=(1)(41) \cdot(60)$ | $67=(0)(61) \cdot(60)$ | $77=(1)(61) \cdot(60)$ | $87=(0)(81) \cdot(60)$ | $97=(1)(81) \cdot(60)$ |
| $58=(1)(40) \cdot(80)$ | $68=(0)(60) \cdot(80)$ | $78=(1)(60) \cdot(80)$ | $88=(0)(80) \cdot(80)$ | $98=(1)(80) \cdot(80)$ |
| $59=(1)(41) \cdot(80)$ | $69=(0)(61) \cdot(80)$ | $79=(1)(61) \cdot(80)$ | $89=(0)(81) \cdot(80)$ | $99=(1)(81) \cdot(80)$ |

## 3 Unsigned subtraction

1. The effect of complementing the bits of $B$ and adding the carry-in signal is to form the two's complement of $B$. Hence the result of the addition is in fact

$$
\begin{align*}
\text { Sum } & =A+\left(2^{n}-B\right)  \tag{1}\\
& =2^{n}+(A-B) \tag{2}
\end{align*}
$$

If $(A-B)$ is positive the $2^{n}$ term leads to an output carry. On the other hand, when $(A-B)$ is negative it subtracts from the $2^{n}$ and no carry is generated. Hence, the absence of a carry indicates a negative result.
2. It is in two's complement.

## 4 A subtracter

1. The truth table is

| $a_{i}$ | $b_{i}$ | $c_{i}$ | $t_{i+1}$ | $s_{i}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

and the logical equations are $t_{i+1}=a_{i} b_{i} \vee a_{i} \bar{c}_{i} \vee b_{i} \bar{c}_{i}$ and $s_{i}=a_{i} \oplus b_{i} \oplus c_{i}$.
2. We put $n$ cells in a row and label them from 0 at the least significant side to $n-1$ at the most significant side. The bits of $Y$ should be connected to the $c$ input and the $t$ output of a cell should be connected to the $b$ input of the adjacent cell of the higher mathematical weight.
The input $b_{0}$ is set to zero. $R$ has $n+1$ bits: all the $s$ bits from the $n$ cells and the $t$ output from the most significant cell.
3. The bits of $R$ are all negatively valued except for the most significant bit. Hence the equation is $R=r_{n} 2^{n}-\sum_{i=0}^{n-1} r_{i} 2^{i}$.

## 5 Multiply by 2 and 5

1. In the following truth table, 'd' indicates a don't care value, $t_{4}$ is the carry into the higher digit in the case of multiplicaition by 2 , and $f_{6} f_{5} f_{4}$ are the bits indicating the carry into the higher digit in the case of multiplication by 5 .

| Original bits | Multiplied by 2 |  | Multiplied by 5 |  |
| :---: | :---: | :---: | :---: | :---: |
| $b_{3} b_{2} b_{1} b_{0}$ | $t_{4}$ | $t_{3} t_{2} t_{1} t_{0}$ | $f_{6} f_{5} f_{4}$ | $f_{3} f_{2} f_{1} f_{0}$ |
| 0000 | 0 | 0000 | 000 | 0000 |
| 0001 | 0 | 0010 | 000 | 0101 |
| 0010 | 0 | 0100 | 001 | 0000 |
| 0011 | 0 | 0110 | 001 | 0101 |
| 0100 | 0 | 1000 | 010 | 0000 |
| 0101 | 1 | 0000 | 010 | 0101 |
| 0110 | 1 | 0010 | 011 | 0000 |
| 0111 | 1 | 0100 | 011 | 0101 |
| 1000 | 1 | 0110 | 100 | 0000 |
| 1001 | 1 | 1000 | 100 | 0101 |
| 1010 | d | dddd | ddd | dddd |
| 1011 | d | dddd | ddd | dddd |
| 1100 | d | dddd | ddd | dddd |
| 1101 | d | dddd | ddd | dddd |
| 1110 | d | dddd | ddd | dddd |
| 1111 | d | dddd | ddd | dddd |

2. Based on the above table and using the don't care values for logic minimization,

$$
\begin{align*}
t_{4} & =b_{3}+b_{2} b_{1}+b_{2} b_{0}  \tag{3}\\
t_{3} & =b_{3} b_{0}+b_{2} \bar{b}_{1} \bar{b}_{0}  \tag{4}\\
t_{2} & =b_{1} b_{0}+\bar{b}_{2} b_{1}+b_{3} \bar{b}_{0}  \tag{5}\\
t_{1} & =\bar{b}_{3} \bar{b}_{2} b_{0}+b_{2} b_{1} \bar{b}_{0}+b_{3} \bar{b}_{0}  \tag{6}\\
t_{0} & =0  \tag{7}\\
f_{6} & =b_{3}  \tag{8}\\
f_{5} & =b_{2}  \tag{9}\\
f_{4} & =b_{1}  \tag{10}\\
f_{3} & =0  \tag{11}\\
f_{2} & =b_{0}  \tag{12}\\
f_{1} & =0  \tag{13}\\
f_{0} & =b_{0} \tag{14}
\end{align*}
$$

3. It is evident that in the case of multiplication by 2 , the least significant bit of a digit is always zero. Hence, the carry into a digit can be directly added to this bit position without generating further carries into higher bit positions.
Thus the total delay for the multiplication by 2 for any number of digits is just the delay of the above logic equations. This delay is about 3 gate delays (inverter, 3 -input AND, 3 -input OR).
For the multiplication by 5 , the three bits $f_{6} f_{5} f_{4}$ representing the carry into a digit may be added to either 0000 or 0101 depending on bit $b_{0}$ of that digit, i.e. they are added to $b_{0} 0 b_{0}$. It is important to note that the carry bits are just the most significant three bits of the adjacent
lower digit without any logic involved to compute them. The time delay of the addition is that of a three bit adder. If the time delay of one full adder is estimated to be 2 gate delays then the total delay is at most 6 gate delays.
A shorter delay may be achieved by using a direct gate implementation for this very specific addition:

$$
\begin{array}{cccc} 
& & f_{6} & f_{5} \\
+ & 0 & b_{0} & 0 \\
\hline f_{6} b_{0}+f_{5} f_{4} b_{0} & f_{6} \oplus b_{0} \oplus\left(f_{5} f_{4} b_{0}\right) & f_{5} \oplus\left(f_{4} b_{0}\right) & f_{4} \oplus b_{0}
\end{array}
$$

This direct implementation may take only 2 gate delays (3-input AND then an XOR) to produce the multiplication by 5 for any number of digits.

